Abstract-We have carried out an experimental study revealing that velocity saturation (usat) occurring in both the extrinsic source and drain sets a fundamental limit on maximum drain current and useful gate swing in HFET's. Using AlGaAsl n fInCaAs HFET's as a vehicle, we find that first gm and eventually f~ decline at high currents in two stages. Initially, the approach of vsat in the extrinsic device causes the small-signal source and drain resistances ( T , and ~d ) to rise dramatically, primarily degrading gm. As the current increases further, the large-signal source and drain resistances (R, and Rd) grow significantly as well, pushing the intrinsic HFET toward the linear regime. Combined with the rapid rise of rS and r d , the accompanying increase in gate-drain capacitance forces f~ to decline through a strongly enhanced Miller effect. We associate this two-fold mechanism with a new regime of HFET operation, which we call the parasitic-resistance blow-up regime.
I. INTRODUCTION HE heterosmcture field-effect transistor (HFET) is play-
T ing an increasingly important role in a number of highpower, high-frequency telecommunications applications demanding devices capable of achieving high values for figures of merit such as transconductance (gm) and f~ maintained over a broad gate-voltage (V&) swing. In order to properly design circuits to fit these applications, circuit designers must have access to accurate HFET models that are valid over the device's full range of possible operating biases. To this end, there has been a great deal of work to date focusing on understanding and modeling the intrinsic device, including the effects of both mobility-limited and velocity-saturationlimited electron transport. In contrast, the role of the extrinsic device in the region between the gate and ohmic contacts has received little attention and has been generally modeled with only simple resistances attached to a core intrinsic model. Yet the extrinsic device plays a key role in determining the behavior of a real HFET and in setting ultimate performance limits.
The extrinsic region is well known to contribute to the parasitic source and drain resistances which degrade figures of merit such as transconductance (gm), f~] and fmax [l] , [2] . The parasitic resistances also impact the large-signal capabilities of the device by increasing the knee voltage (V;;) [3] . These facts have motivated the development of a variety of self-aligned gate fabrication schemes to try to reduce source and drain resistance in FET's [4] .
Electron velocity saturation (wSat) occumng in the intrinsic device has been recognized to impact device operation [5] . To date, however, there has been no recognition that wSat can also occur at high currents in the extrinsic regions of an HFET. When this happens, the source and drain resistances can rise dramatically, causing figures of merit such as gm and f~ to decline. Although this mechanism may be masked in many HFET designs by other performance-degrading effects which dominate first, such as gate leakage current [6] , parasitic MESFET formation [7] , or electron real-space transfer [6] , it can be of importance in HFET's with large insulator bandgaps and optimized design. The onset of usat in the extrinsic device will ultimately limit the useful gate-swing and current capabilities of HFET's, particularly in devices optimized for power and employing a sizeable gate-drain gap (regardless of gate-source configuration) in order to achieve high breakdown voltage.
In this study, we investigate the impact of the extrinsic device on HFET performance using a pseudomorphic AlGaAs/n+-InGaAs HFET as a vehicle [8] . Because of its undoped pseudoinsulator layer and strained channel, this design is immune to the parasitic MESFET formation of the MODFET [7] and displays reduced gate leakage and real-space transfer [8] . In addition, the device is not self aligned, making the role of the extrinsic regions easier to observed.
THEORY
The fundamental limits on device performance set by the impact of the extrinsic source and drain can be understood in terms of the simplified small-signal equivalent circuit shown in Fig. I . We focus for the moment on the small-signal source and drain resistance elements T , and ~d , which we take to represent the extrinsic source and drain (ohmic contact resistance is neglected for simplicity in this section). Typically, the extrinsic source and drain are modeled as simple linear resistances with values obtained from low-current measurements. In such a model, T , and r d are taken to remain equal to their low-current Manuscript received October 17, 1993; revised February 17, 1994 and R d all diverge regardless of the initial low-current resistance values. This parasitic-resistance blow-up regime is responsible for degrading gm and f T at high currents.
We first consider gm which, referring to the circuit in Fig.  1 , may be expressed as (10) where r , and T d are the small-signal parasitic resistances associated with the source and drain, respectively [ 101. From (7) and (8) If we include r, and r d blowup, however, we find that both terms in the denominator of ( 1 1 
a well designed HFET, T , and T d generally must rise to much higher values to initiate the decline of fT compared with gm.
Thus based on this argument alone, we expect f~ to fall off at higher I D than gm. However, we have not yet accounted for a possible increase in C g d O at high ID. Indeed, at sufficiently high I D , the large-signal resistances, R, and R d , and thus the extrinsic ohmic drop, begin to blow up as well and to push the intrinsic device rapidly toward the onset of the linear regime regardless of the applied drainsource bias. The channel becomes less and less isolated from the drain ohmic contact, causing both C g d O and gdo to increase significantly. Because the decline of gm is dominated by the rapid rise in gm0r,, this second stage has only a modest impact on the decline of gm. However, combined with the blowup of T , and T d , the rapid rise in C g d O results in a dramatic enhancement of the Miller effect term in (1 l), significantly accelerating the fall-off of f~.
The next section describes an experimental observation of parasitic resistance blowup in AlGaAs/n+-InGaAs HFET's.
EXPERIMENTAL RESULTS AND DISCUSSION
As a vehicle for this experiment, we have studied pseudomorphic AIGaAs/nf-InGaAs H E T ' S with Lg = 1.7pm and Wg = 200pm. Our MBE-grown heterostructure (shown in Fig. 2) and details of device fabrication are described in (8). in the regime of gm and f~ rise and velocity-saturation-limited transport (usat E 8.8 x 106cm/s) in the plateau regime. In looking at the high-ID regime, our previous scaling study [9] demonstrated that the performance decline was not due to the onset of gate leakage, or the formation of a parallel MESFET (which is not possible in our undoped-device design). To assess the possibility that real-space transfer is limiting our devices, we have also looked for a characteristic dip in I D and rise in IG at high VGS as VDS is raised into the device's saturation mode of operation [I I] . This signature, clearly seen in other device designs [6] , is absent from our devices, thus indicating no significant real-space transfer. In our present study, we focus in detail on establishing the mechanism behind this high-bias regime which ultimately limits the maximum I D and gate-swing the device can achieve.
In Fig. 4 , we examine low-frequency gm versus I D for VD, stepped from 0.5 V to 6 V. We note that for VDS < 5 V, an increase in VDS delays the decline of gm out to higher ID. This indicates that the decline of gm at low VDS is due to the device entering the linear regime, preventable by increasing VDS and predicted by a simple linear resistor model for the extrinsic device. However, we find that the three curves for VDS equal to 5 V, 5.5 V, and 6 V lie virtually on top of one another even though gm is falling off. Small increases in VDS do not delay this fall off, indicating that the decline of gm at high I D and VDS is actually due to some other phenomenon.
Examining the high-ID region of decline more closely to Fig. 3 , we also note that while gm and fT both share a similar three-regime behavior, gm begins to decline first and falls to 90% of peak by about 360 mA/mm. On the other hand, f~ maintains a broader plateau, remaining above 90% of peak out to about 410 mA/mm. These features, general to all our devices at high I D , suggest that the degrading mechanism impacts gm and fT through two different avenues. We now consider this behavior in detail.
Comparing the behavior of the falloff of gm and f~ in our devices with the parasitic resistance blowup theory presented Current versus electric field (measured and fit) for a 5 pm TLM test earlier requires that we first establish a method of determining r , and r d accurately as a function of bias. At this point, we must also take ohmic contact resistance into account. Because the ungated extrinsic regions of our non-selfaligned device structure are very similar to that of a TLM test structure [13], we expect the I-V curve of a neighboring TLM to serve as a good model for that of extrinsic device.
Specifically, (1)-(3) apply to the TLM as well, but with V, replaced by VTLA.~ (representing the potential across the TLM after contact resistance correction) and the gate-source gap L,, replaced by the TLM gap Lgap = 5 pm. In Fig. 5 , we plot the measured current versus electric field ( VTLM /Lgap) together with a modeled curve obtained by fitting the measured data to (1)-(3). The contact resistance correction is 2 . Rc = 2.0.6 Rmm, as measured on identical TLM structures of varying gap length [8] . Fig. 5 shows that while current rises linearly with electric field for currents below approximately 300 mA/mm, it eventually saturates to a value of about 550 mA/mm. We note that (1)-(3) yield an excellent fit to our measured data, with the parameters ID,^^^ = 565 mA/mm, Ecrit = 3.8 kV/cm, and y = 2.8.
We can use this experimental curve to deduce the large-and small-signal source and drain resistance of a typical HFET Large-and small-signal source resistance versus current for a 2 pm with gate-source gap L,, and gate-drain gap Ld, using the following relations:
e Fig. 6 shows, as an example, both R, and r, versus I expected in a typical HFET L,, of 2 pm, together with modeled curves obtained by applying (13)- (16) to the model in Fig. 5 . In our devices, Ld, = 2 pm as well. We note that the behavior of the extrinsic source is well modeled by a constant, linear resistance at low currents. At larger currents, however, first r, (at about 300 mA/mm) and then R, (at about 425 mA/mm) increase dramatically. We observe that these two points correlate well with the fall-off of gm and f~, respectively, as shown in Fig. 3 . Our model, described by (1)- (3) and (13)- (16), permits us to interpolate smoothly between measured data points, providing values for r, and rd at any given value of I D .
Using these values, we may then deduce the remaining Fig.  1 circuit elements gmO, QdO, CgsO, and CgdO directly from the y-parameters of the device (calculated from the s-parameters measured at 1.1 GHz [ 121). We plot gmo, gdO , C,,O, and C,do versus ID in Fig. 7 , together with measured gm and g d . We point out that the 1.1 GHz gm data shown here is equal within 5% to the low frequency data presented in Fig. 3 due to the very low frequency dispersion of our HFET design [8] . Since gm is a sensitive function of T,, this low dispersion applies to our resistance data as well and thus justifies our use of low frequency TLM data to extract a model for extrinsic resistance in our devices.
Considering gm first, we observe that while measured gm falls off at high I o as previously noted, the extracted intrinsic transconductance gmO remains flat our to I o = 475 mA/mm, the maximum current was measured. This directly indicates that the falloff of gm at high I o is due solely to r, and gm , gmo , gd, gdO, cgSo, and C,~O versus drain current at 1.1 GHz degradation of the intrinsic device. As a check of consistency, we examine the ID behavior of the remaining equivalent circuit element values, such as CgSo, extracted using the very same resistance values. We note that the curve of C g , 0 behaves just as expected for an HFET operating in saturation, rising slowly once the device is biased beyond threshold and asymptotically approaching the geometric capacitance (calculated as -1 l O O f F for this device). This behavior agrees with direct C-V measurements taken on test diodes to within 7%, after normalizing the area.
Before considering the decline of f~, we first note that, for I D beyond about 400 mA/mm, both QdO and C g d 0 begin to rise significantly. This rise marks the point at which the ohmic drop across the velocity-saturated extrinsic device has increased sufficiently to force the intrinsic device close to the onset of the linear regime. As the device nears the linear regime, isolation between the channel and drain contact starts to disappear. The onset of this phenomenon is the second mechanism through which the parasitic-resistance blowup regime degrades the device, particularly f~.
Considering ( l l ) , we find that the rise in Cgd0 has a significant impact on f~ and, combined with the blowup of T , and r d , is the mechanism responsible for its decline at high ID. In order to explore this mechanism, we plot four quantities versus ID in Fig. 8 . The first quantity, fy is the actual measured data and is shown as filled circles. On the same plot, we also show the quantity f~o , the value of f~ calculated from the simplified expression in (12). This is the value we would expect to observe in the absence of parasitics T , , ~d , and C,~O. We note that in the absence of these degrading elements, f T remains flat out to high I D . Next, we plot the quantity fpdl. Here, we introduce to (12) the impact of rising (17) ignores the impact of gdo and thus results in a small discrepancy when compared to f,""=. This discrepancy is removed entirely by using our full (1 1) model for f~, plotted as frd2.
Thus by using only source and drain resistance values deduced from independent, DC measurements on TLM test structures, we are able to obtain excellent agreement between modeled and measured values of gm and f~. We find that, while measured gm and f~ decline at high current, gmO, and f~o remain flat. This confirms that the high-current degradation of our HFET's is not due to any intrinsic degradation, but rather to the impact of parasitic resistance blowup as summarized in (10) and (1 1).
As devices are scaled down and optimized, we expect parasitic resistance blowup to have increasing impact for several reasons. First, there is a growing trend for devices optimized particularly for power to employ both an undoped or surface depleted cap layer as well as a sizeable gate-drain gap in order to achieve an acceptable breakdown voltage [ 161, [17] . The sheet charge density in the extrinsic drain of such devices is relatively low compared with doped-cap or self-aligned implanted devices, making extrinsic drain resistance blowup a potentially significant issue. In addition, submicron devices are beginning to enter a regime in which velocity overshoot can occur in the channel, particularly in undoped channel devices. This overshoot does not occur in the extrinsic device due to the much lower electric fields, tuming the extrinsic device into a performance bottleneck. Examining (1 1) and the subsequent discussion, we also note that the drain current at which f~ begins to fall off is influenced by the ratio of the gate-source to the gate-drain capacitance. Since this ratio decreases in proportion to decreasing gate length, we expect the fall-off of f~ to occur at lower ID in smaller gate length devices.
Finally, gate leakage current at given device bias has been seen to decrease with scaled down gate length [8]. In devices limited by the onset of significant gate leakage at larger gate lengths, the reduction in IG with scaled down gate length may eventually unmask the influence of the extrinsic device and shift the performance bottleneck to the blowup of the parasitic resistance. 
